A. G. Hernández Ortega, B. S. Avella Rivera, O. F. Vera, and J. O. Bareño Quintero, “An in-depth-examination: comparative analysis of multiplication hardware accelerator algorithms in VHDL for 8-Bit Systems (WTM),(PBM) and (BWM) synthesized on an ALTERA-CYCLONE-II-DE1-Board”, ing. Solidar, vol. 20, no. 2, pp. 1–29, May 2024, doi: 10.16925/2357-6014.2024.02.10.